

This listing of claims replaces all prior versions, and listings of claims in the instant application:

Listing of Claims:

1. (Cancelled) Please cancel Claim 1, without prejudice.

2. (Cancelled) Please cancel Claim 2, without prejudice.

3. (Original) A chain of half-rail differential driver circuits comprising:

a first supply voltage;

a first half-rail differential driver circuit, said first half-rail differential driver circuit comprising:

at least one first half-rail differential driver circuit IN terminal and at least one first half-rail differential driver circuit INBAR terminal;

at least one first half-rail differential driver circuit OUT terminal and at least one first half-rail differential driver circuit OUTBAR terminal; said at least one first half-rail differential driver circuit OUT terminal and at least one first half-rail differential driver circuit OUTBAR terminal forming a differential line pair, wherein;

during a pre-charge phase of operation of said first half-rail differential driver circuit said at least one first half-rail differential driver circuit IN terminal and said at least one first half-rail differential driver circuit INBAR terminal are

shorted together such that said at least one first half-rail differential driver circuit IN terminal and said at least one first half-rail differential driver circuit INBAR terminal are charged to half said first supply voltage, further wherein;

during said pre-charge phase of operation of said first half-rail differential driver circuit said at least one first half-rail differential driver circuit OUT terminal and said at least one first half-rail differential driver circuit OUTBAR terminal are shorted together such that said at least one first half-rail differential driver circuit OUT terminal and said at least one first half-rail differential driver circuit OUTBAR terminal are charged to half said first supply voltage; and

a second half-rail differential driver circuit, said second half-rail differential driver circuit comprising:

at least one second half-rail differential driver circuit IN terminal and at least one second half-rail differential driver circuit INBAR terminal, said at least one second half-rail differential driver circuit IN terminal being coupled to said first half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit INBAR terminal being coupled to said first half-rail differential driver circuit OUTBAR terminal;

at least one second half-rail differential driver circuit OUT terminal and at least one second half-rail differential driver circuit OUTBAR terminal; said at least one second half-rail differential driver circuit OUT terminal and at least one second half-rail differential driver circuit OUTBAR terminal forming a differential line pair, wherein;

during a pre-charge phase of operation of said second half-rail differential driver circuit said at least one second half-rail differential driver circuit IN terminal and said at least one second half-rail differential driver circuit INBAR terminal are shorted together such that said at least one second half-rail differential driver circuit IN terminal and said at least one second half-rail differential driver circuit INBAR terminal are charged to half said first supply voltage, further wherein;

during said pre-charge phase of operation of said second half-rail differential driver circuit said at least one second half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit OUTBAR terminal are shorted together such that said at least one second half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit OUTBAR terminal are charged to half said first supply voltage.

4. (Original) A half-rail differential driver circuit comprising:

- a first supply voltage;
- a second supply voltage;
- a clock signal;
- a half-rail differential driver circuit first IN terminal;
- a half-rail differential driver circuit second IN terminal;
- a half-rail differential driver circuit third IN terminal;

a half-rail differential driver circuit fourth
IN terminal;

a half-rail differential driver circuit first
INBAR terminal;

a half-rail differential driver circuit second
INBAR terminal;

a half-rail differential driver circuit third
INBAR terminal;

a half-rail differential driver circuit fourth
INBAR terminal;

a half-rail differential driver circuit first
node;

a half-rail differential driver circuit second
node;

a half-rail differential driver circuit third
node;

a half-rail differential driver circuit fourth
node;

a first inverter, said first inverter having a
first inverter input terminal and a first inverter
output terminal, said first inverter input terminal
being coupled to said half-rail differential driver
circuit first node;

a second inverter, said second inverter having a
second inverter input terminal and a second inverter
output terminal, said second inverter input terminal
being coupled to said half-rail differential driver
circuit second node;

a third inverter, said third inverter having a
third inverter input terminal and a third inverter
output terminal, said third inverter input terminal
being coupled to said half-rail differential driver
circuit third node;

a fourth inverter, said fourth inverter having a fourth inverter input terminal and a fourth inverter output terminal, said fourth inverter input terminal being coupled to said half-rail differential driver circuit fourth node;

a half-rail differential driver circuit OUT terminal;

a half-rail differential driver circuit OUTBAR terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first transistor first flow electrode being coupled to said half-rail differential driver circuit first IN terminal, said first transistor second flow electrode being coupled to said half-rail differential driver circuit first node, said first transistor control electrode being coupled to said half-rail differential driver circuit first INBAR terminal;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said second transistor first flow electrode being coupled to said first supply voltage, said second transistor second flow electrode being coupled to said half-rail differential driver circuit OUT terminal, said second transistor control electrode being coupled to said first inverter output terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said third transistor

first flow electrode being coupled to said second supply voltage, said third transistor second flow electrode being coupled to said half-rail differential driver circuit first node, said third transistor control electrode being coupled to said half-rail differential driver circuit first INBAR terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said fourth transistor first flow electrode being coupled to said first supply voltage, said fourth transistor second flow electrode being coupled to said half-rail differential driver circuit second node, said fourth transistor control electrode being coupled to said half-rail differential driver circuit second INBAR terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said half-rail differential driver circuit second IN terminal, said fifth transistor second flow electrode being coupled to said half-rail differential driver circuit second node, said fifth transistor control electrode being coupled to said half-rail differential driver circuit second INBAR terminal;

a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said second

supply voltage, said sixth transistor second flow electrode being coupled to said second transistor second flow electrode and said half-rail differential driver circuit OUT terminal, said sixth transistor control electrode being coupled to said second inverter out terminal;

a seventh transistor, said seventh transistor comprising a seventh transistor first flow electrode, a seventh transistor second flow electrode and a seventh transistor control electrode, said seventh transistor first flow electrode being coupled to said half-rail differential driver circuit OUT terminal, said seventh transistor second flow electrode being coupled to said half-rail differential driver circuit OUTBAR terminal, said seventh transistor control electrode being coupled to said clock signal;

an eighth transistor, said eighth transistor comprising a eighth transistor first flow electrode, a eighth transistor second flow electrode and a eighth transistor control electrode, said eighth transistor first flow electrode being coupled to said half-rail differential driver circuit third INBAR terminal, said eighth transistor second flow electrode being coupled to said half-rail differential driver circuit third node, said eighth transistor control electrode being coupled to said half-rail differential driver circuit third IN terminal;

a ninth transistor, said ninth transistor comprising a ninth transistor first flow electrode, a ninth transistor second flow electrode and a ninth transistor control electrode, said ninth transistor first flow electrode being coupled to said first supply voltage, said ninth transistor second flow

electrode being coupled to said half-rail differential driver circuit OUTBAR terminal, said ninth transistor control electrode being coupled to said third inverter output terminal;

a tenth transistor, said tenth transistor comprising a tenth transistor first flow electrode, a tenth transistor second flow electrode and a tenth transistor control electrode, said tenth transistor first flow electrode being coupled to said second supply voltage, said tenth transistor second flow electrode being coupled to said half-rail differential driver circuit third node, said tenth transistor control electrode being coupled to said half-rail differential driver circuit third IN terminal;

a eleventh transistor, said eleventh transistor comprising a eleventh transistor first flow electrode, a eleventh transistor second flow electrode and a eleventh transistor control electrode, said eleventh transistor first flow electrode being coupled to said first supply voltage, said eleventh transistor second flow electrode being coupled to said half-rail differential driver circuit fourth node, said eleventh transistor control electrode being coupled to said half-rail differential driver circuit fourth IN terminal;

a twelfth transistor, said twelfth transistor comprising a twelfth transistor first flow electrode, a twelfth transistor second flow electrode and a twelfth transistor control electrode, said twelfth transistor first flow electrode being coupled to said half-rail differential driver circuit fourth INBAR terminal, said twelfth transistor second flow electrode being coupled to said half-rail

differential driver circuit fourth node, said twelfth transistor control electrode being coupled to said half-rail differential driver circuit fourth IN terminal;

a thirteenth transistor, said thirteenth transistor comprising a thirteenth transistor first flow electrode, a thirteenth transistor second flow electrode and a thirteenth transistor control electrode, said thirteenth transistor first flow electrode being coupled to said second supply voltage, said thirteenth transistor second flow electrode being coupled to said ninth transistor second flow electrode and said half-rail differential driver circuit OUTBAR terminal, said thirteenth transistor control electrode being coupled to said fourth inverter out terminal.

5. (Original) The half-rail differential driver circuit of Claim 4, wherein;

said first supply voltage is VDD and said second supply voltage is ground.

6. (Original) The half-rail differential driver circuit of Claim 5, wherein;

said first transistor, said second transistor, said fourth transistor, said eighth transistor, said ninth transistor and said eleventh transistor are PFETs, further wherein;

said third transistor, said fifth transistor, said sixth transistor, said seventh transistor, said tenth transistor, said twelfth transistor and said thirteenth transistor are NFETs.

7. (Original) A chain of half-rail differential driver circuits comprising:

- a first supply voltage;
- a second supply voltage;
- a clock signal;
- a first half-rail differential driver circuit, said first half-rail differential driver circuit comprising:
 - a first half-rail differential driver circuit first IN terminal;
 - a first half-rail differential driver circuit second IN terminal;
 - a first half-rail differential driver circuit third IN terminal;
 - a first half-rail differential driver circuit fourth IN terminal;
 - a first half-rail differential driver circuit first INBAR terminal;
 - a first half-rail differential driver circuit second INBAR terminal;
 - a first half-rail differential driver circuit third INBAR terminal;
 - a first half-rail differential driver circuit fourth INBAR terminal;
 - a first half-rail differential driver circuit first node;
 - a first half-rail differential driver circuit second node;
 - a first half-rail differential driver circuit third node;
 - a first half-rail differential driver circuit fourth node;

a first inverter, said first inverter having a first inverter input terminal and a first inverter output terminal, said first inverter input terminal being coupled to said first half-rail differential driver circuit first node;

a second inverter, said second inverter having a second inverter input terminal and a second inverter output terminal, said second inverter input terminal being coupled to said first half-rail differential driver circuit second node;

a third inverter, said third inverter having a third inverter input terminal and a third inverter output terminal, said third inverter input terminal being coupled to said first half-rail differential driver circuit third node;

a fourth inverter, said fourth inverter having a fourth inverter input terminal and a fourth inverter output terminal, said fourth inverter input terminal being coupled to said first half-rail differential driver circuit fourth node;

a first half-rail differential driver circuit OUT terminal;

a first half-rail differential driver circuit OUTBAR terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first transistor first flow electrode being coupled to said first half-rail differential driver circuit first IN terminal, said first transistor second flow electrode being coupled to said first half-rail differential driver circuit first node, said first transistor control electrode being coupled to said first half-

rail differential driver circuit first INBAR terminal;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said second transistor first flow electrode being coupled to said first supply voltage, said second transistor second flow electrode being coupled to said first half-rail differential driver circuit OUT terminal, said second transistor control electrode being coupled to said first inverter output terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said third transistor first flow electrode being coupled to said second supply voltage, said third transistor second flow electrode being coupled to said first half-rail differential driver circuit first node, said third transistor control electrode being coupled to said first half-rail differential driver circuit first INBAR terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said fourth transistor first flow electrode being coupled to said first supply voltage, said fourth transistor second flow electrode being coupled to said first half-rail differential driver circuit second node, said fourth transistor control electrode being coupled to said first half-rail differential driver circuit second INBAR terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said first half-rail differential driver circuit second IN terminal, said fifth transistor second flow electrode being coupled to said first half-rail differential driver circuit second node, said fifth transistor control electrode being coupled to said first half-rail differential driver circuit second INBAR terminal;

a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said second supply voltage, said sixth transistor second flow electrode being coupled to said second transistor second flow electrode and said first half-rail differential driver circuit OUT terminal, said sixth transistor control electrode being coupled to said second inverter out terminal;

a seventh transistor, said seventh transistor comprising a seventh transistor first flow electrode, a seventh transistor second flow electrode and a seventh transistor control electrode, said seventh transistor first flow electrode being coupled to said first half-rail differential driver circuit OUT terminal, said seventh transistor second flow electrode being coupled to said first half-rail differential driver circuit OUTBAR terminal, said seventh transistor control electrode being coupled to said clock signal;

an eighth transistor, said eighth transistor comprising a eighth transistor first flow electrode, a eighth transistor second flow electrode and a eighth transistor control electrode, said eighth transistor first flow electrode being coupled to said first half-rail differential driver circuit third INBAR terminal, said eighth transistor second flow electrode being coupled to said first half-rail differential driver circuit third node, said eighth transistor control electrode being coupled to said first half-rail differential driver circuit third IN terminal;

a ninth transistor, said ninth transistor comprising a ninth transistor first flow electrode, a ninth transistor second flow electrode and a ninth transistor control electrode, said ninth transistor first flow electrode being coupled to said first supply voltage, said ninth transistor second flow electrode being coupled to said first half-rail differential driver circuit OUTBAR terminal, said ninth transistor control electrode being coupled to said third inverter output terminal;

a tenth transistor, said tenth transistor comprising a tenth transistor first flow electrode, a tenth transistor second flow electrode and a tenth transistor control electrode, said tenth transistor first flow electrode being coupled to said second supply voltage, said tenth transistor second flow electrode being coupled to said first half-rail differential driver circuit third node, said tenth transistor control electrode being coupled to said first half-rail differential driver circuit third IN terminal;

a eleventh transistor, said eleventh transistor comprising a eleventh transistor first flow electrode, a eleventh transistor second flow electrode and a eleventh transistor control electrode, said eleventh transistor first flow electrode being coupled to said first supply voltage, said eleventh transistor second flow electrode being coupled to said first half-rail differential driver circuit fourth node, said eleventh transistor control electrode being coupled to said first half-rail differential driver circuit fourth IN terminal;

a twelfth transistor, said twelfth transistor comprising a twelfth transistor first flow electrode, a twelfth transistor second flow electrode and a twelfth transistor control electrode, said twelfth transistor first flow electrode being coupled to said first half-rail differential driver circuit fourth INBAR terminal, said twelfth transistor second flow electrode being coupled to said first half-rail differential driver circuit fourth node, said twelfth transistor control electrode being coupled to said first half-rail differential driver circuit fourth IN terminal;

a thirteenth transistor, said thirteenth transistor comprising a thirteenth transistor first flow electrode, a thirteenth transistor second flow electrode and a thirteenth transistor control electrode, said thirteenth transistor first flow electrode being coupled to said second supply voltage, said thirteenth transistor second flow electrode being coupled to said ninth transistor second flow electrode and said first half-rail differential driver circuit OUTBAR terminal, said

thirteenth transistor control electrode being coupled to said fourth inverter out terminal; and

a second half-rail differential driver circuit, said second half-rail differential driver circuit comprising:

a second half-rail differential driver circuit first IN terminal coupled to said first half-rail differential driver circuit OUT terminal;

a second half-rail differential driver circuit second IN terminal coupled to said first half-rail differential driver circuit OUT terminal;

a second half-rail differential driver circuit third IN terminal coupled to said first half-rail differential driver circuit OUT terminal;

a second half-rail differential driver circuit fourth IN terminal coupled to said first half-rail differential driver circuit OUT terminal;

a second half-rail differential driver circuit first INBAR terminal coupled to said first half-rail differential driver circuit OUTBAR terminal;

a second half-rail differential driver circuit second INBAR terminal coupled to said first half-rail differential driver circuit OUTBAR terminal;

a second half-rail differential driver circuit third INBAR terminal coupled to said first half-rail differential driver circuit OUTBAR terminal;

a second half-rail differential driver circuit fourth INBAR terminal coupled to said first half-rail differential driver circuit OUTBAR terminal;

a second half-rail differential driver circuit first node;

a second half-rail differential driver circuit second node;

a second half-rail differential driver circuit third node;

a second half-rail differential driver circuit fourth node;

a first inverter, said first inverter having a first inverter input terminal and a first inverter output terminal, said first inverter input terminal being coupled to said second half-rail differential driver circuit first node;

a second inverter, said second inverter having a second inverter input terminal and a second inverter output terminal, said second inverter input terminal being coupled to said second half-rail differential driver circuit second node;

a third inverter, said third inverter having a third inverter input terminal and a third inverter output terminal, said third inverter input terminal being coupled to said second half-rail differential driver circuit third node;

a fourth inverter, said fourth inverter having a fourth inverter input terminal and a fourth inverter output terminal, said fourth inverter input terminal being coupled to said second half-rail differential driver circuit fourth node;

a second half-rail differential driver circuit OUT terminal;

a second half-rail differential driver circuit OUTBAR terminal;

a first transistor, said first transistor comprising a first transistor first flow electrode, a first transistor second flow electrode and a first transistor control electrode, said first transistor first flow electrode being coupled to said second half-rail differential driver circuit first IN

terminal, said first transistor second flow electrode being coupled to said second half-rail differential driver circuit first node, said first transistor control electrode being coupled to said second half-rail differential driver circuit first INBAR terminal;

a second transistor, said second transistor comprising a second transistor first flow electrode, a second transistor second flow electrode and a second transistor control electrode, said second transistor first flow electrode being coupled to said first supply voltage, said second transistor second flow electrode being coupled to said second half-rail differential driver circuit OUT terminal, said second transistor control electrode being coupled to said first inverter output terminal;

a third transistor, said third transistor comprising a third transistor first flow electrode, a third transistor second flow electrode and a third transistor control electrode, said third transistor first flow electrode being coupled to said second supply voltage, said third transistor second flow electrode being coupled to said second half-rail differential driver circuit first node, said third transistor control electrode being coupled to said second half-rail differential driver circuit first INBAR terminal;

a fourth transistor, said fourth transistor comprising a fourth transistor first flow electrode, a fourth transistor second flow electrode and a fourth transistor control electrode, said fourth transistor first flow electrode being coupled to said first supply voltage, said fourth transistor second flow electrode being coupled to said second half-rail

differential driver circuit second node, said fourth transistor control electrode being coupled to said second half-rail differential driver circuit second INBAR terminal;

a fifth transistor, said fifth transistor comprising a fifth transistor first flow electrode, a fifth transistor second flow electrode and a fifth transistor control electrode, said fifth transistor first flow electrode being coupled to said second half-rail differential driver circuit second IN terminal, said fifth transistor second flow electrode being coupled to said second half-rail differential driver circuit second node, said fifth transistor control electrode being coupled to said second half-rail differential driver circuit second INBAR terminal;

a sixth transistor, said sixth transistor comprising a sixth transistor first flow electrode, a sixth transistor second flow electrode and a sixth transistor control electrode, said sixth transistor first flow electrode being coupled to said second supply voltage, said sixth transistor second flow electrode being coupled to said second transistor second flow electrode and said second half-rail differential driver circuit OUT terminal, said sixth transistor control electrode being coupled to said second inverter out terminal;

a seventh transistor, said seventh transistor comprising a seventh transistor first flow electrode, a seventh transistor second flow electrode and a seventh transistor control electrode, said seventh transistor first flow electrode being coupled to said second half-rail differential driver circuit OUT terminal, said seventh transistor second flow

electrode being coupled to said second half-rail differential driver circuit OUTBAR terminal, said seventh transistor control electrode being coupled to said clock signal;

an eighth transistor, said eighth transistor comprising a eighth transistor first flow electrode, a eighth transistor second flow electrode and a eighth transistor control electrode, said eighth transistor first flow electrode being coupled to said second half-rail differential driver circuit third INBAR terminal, said eighth transistor second flow electrode being coupled to said second half-rail differential driver circuit third node, said eighth transistor control electrode being coupled to said second half-rail differential driver circuit third IN terminal;

a ninth transistor, said ninth transistor comprising a ninth transistor first flow electrode, a ninth transistor second flow electrode and a ninth transistor control electrode, said ninth transistor first flow electrode being coupled to said first supply voltage, said ninth transistor second flow electrode being coupled to said second half-rail differential driver circuit OUTBAR terminal, said ninth transistor control electrode being coupled to said third inverter output terminal;

a tenth transistor, said tenth transistor comprising a tenth transistor first flow electrode, a tenth transistor second flow electrode and a tenth transistor control electrode, said tenth transistor first flow electrode being coupled to said second supply voltage, said tenth transistor second flow electrode being coupled to said second half-rail differential driver circuit third node, said tenth

transistor control electrode being coupled to said second half-rail differential driver circuit third IN terminal;

a eleventh transistor, said eleventh transistor comprising a eleventh transistor first flow electrode, a eleventh transistor second flow electrode and a eleventh transistor control electrode, said eleventh transistor first flow electrode being coupled to said first supply voltage, said eleventh transistor second flow electrode being coupled to said second half-rail differential driver circuit fourth node, said eleventh transistor control electrode being coupled to said second half-rail differential driver circuit fourth IN terminal;

a twelfth transistor, said twelfth transistor comprising a twelfth transistor first flow electrode, a twelfth transistor second flow electrode and a twelfth transistor control electrode, said twelfth transistor first flow electrode being coupled to said second half-rail differential driver circuit fourth INBAR terminal, said twelfth transistor second flow electrode being coupled to said second half-rail differential driver circuit fourth node, said twelfth transistor control electrode being coupled to said second half-rail differential driver circuit fourth IN terminal;

a thirteenth transistor, said thirteenth transistor comprising a thirteenth transistor first flow electrode, a thirteenth transistor second flow electrode and a thirteenth transistor control electrode, said thirteenth transistor first flow electrode being coupled to said second supply voltage, said thirteenth transistor second flow electrode being coupled to said ninth transistor

second flow electrode and said second half-rail differential driver circuit OUTBAR terminal, said thirteenth transistor control electrode being coupled to said fourth inverter out terminal.

8. (Original) The chain of half-rail differential driver circuits of Claim 7, wherein;
said first supply voltage is VDD and said second supply voltage is ground.

9. (Original) The chain of half-rail differential driver circuits of Claim 8, wherein;
said first transistor, said second transistor, said fourth transistor, said eighth transistor, said ninth transistor and said eleventh transistor of said first half-rail differential driver circuit are PFETs, further wherein;

said first transistor, said second transistor, said fourth transistor, said eighth transistor, said ninth transistor and said eleventh transistor of said second half-rail differential driver circuit are PFETs, further wherein;

said third transistor, said fifth transistor, said sixth transistor, said seventh transistor, said tenth transistor, said twelfth transistor and said thirteenth transistor of said first half-rail differential driver circuit are NFETs

said third transistor, said fifth transistor, said sixth transistor, said seventh transistor, said tenth transistor, said twelfth transistor and said thirteenth transistor of said second half-rail differential driver circuit are NFETs.

10. (Cancelled) Please cancel Claim 10,
without prejudice.

11. (Cancelled) Please cancel Claim 11,
without prejudice.

12. (Original) A method of providing a chain
of half-rail differential driver circuits comprising:

providing a first supply voltage;

providing a first half-rail differential driver
circuit, said first half-rail differential driver
circuit comprising:

at least one first half-rail differential driver
circuit IN terminal and at least one first half-rail
differential driver circuit INBAR terminal;

at least one first half-rail differential driver
circuit OUT terminal and at least one first half-rail
differential driver circuit OUTBAR terminal; said at
least one first half-rail differential driver circuit OUT
terminal and at least one first half-rail differential
driver circuit OUTBAR terminal forming a differential line
pair, wherein;

during a pre-charge phase of operation of said
first half-rail differential driver circuit said at
least one first half-rail differential driver circuit
IN terminal and said at least one first half-rail
differential driver circuit INBAR terminal are
shorted together such that said at least one first
half-rail differential driver circuit IN terminal and
said at least one first half-rail differential driver

circuit INBAR terminal are charged to half said first supply voltage, further wherein;

during said pre-charge phase of operation of said first half-rail differential driver circuit said at least one first half-rail differential driver circuit OUT terminal and said at least one first half-rail differential driver circuit OUTBAR terminal are shorted together such that said at least one first half-rail differential driver circuit OUT terminal and said at least one first half-rail differential driver circuit OUTBAR terminal are charged to half said first supply voltage; and

providing a second half-rail differential driver circuit, said second half-rail differential driver circuit comprising:

at least one second half-rail differential driver circuit IN terminal and at least one second half-rail differential driver circuit INBAR terminal, said at least one second half-rail differential driver circuit IN terminal being coupled to said first half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit INBAR terminal being coupled to said first half-rail differential driver circuit OUTBAR terminal;

at least one second half-rail differential driver circuit OUT terminal and at least one second half-rail differential driver circuit OUTBAR terminal; said at least one second half-rail differential driver circuit OUT terminal and at least one second half-rail differential driver circuit OUTBAR terminal forming a differential line pair, wherein;

during a pre-charge phase of operation of said second half-rail differential driver circuit said at least one second half-rail differential driver

circuit IN terminal and said at least one second half-rail differential driver circuit INBAR terminal are shorted together such that said at least one second half-rail differential driver circuit IN terminal and said at least one second half-rail differential driver circuit INBAR terminal are charged to half said first supply voltage, further wherein;

during said pre-charge phase of operation of said second half-rail differential driver circuit said at least one second half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit OUTBAR terminal are shorted together such that said at least one second half-rail differential driver circuit OUT terminal and said at least one second half-rail differential driver circuit OUTBAR terminal are charged to half said first supply voltage.